Tag state machine

This is a demo of my stopwatch for my EE-2902 lab. This stopwatch was written in VHDL for an Altera DE1 FPGA development board. This program demonstrates the separation of a Finite State Machine into separate control and data machines. For… Continue Reading →