Jacob Ertel

electrical engineering student



EE-2902 Lab 345 Stopwatch

This is a demo of my stopwatch for my EE-2902 lab.┬áThis stopwatch was written in VHDL for an Altera DE1 FPGA development board. This program demonstrates the separation of a Finite State Machine into separate control and data machines. For… Continue Reading →

© 2018 Jacob Ertel — Powered by WordPress

Theme by Anders NorenUp ↑